Abstract
FDM: Fused Double-Multiply Design for Low-Latency and Area- and Power-Efficient Implementation
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Paper version not known
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
Paper Title
Journal
Date
