Abstract
Network on chip (NoC) architecture is the promising solution over the limitations of bus-based system. The on-chip communication is addressed by several NoC topological structures and guarantees reliable, fast, and scalable design. The paper addresses the design of fat NoC tree topology that can process the intercommunication from top to root nodes. The tree NoC is indirect topology in which the routers are not dependent on the number of ports. The design is developed in Xilinx ISE 14.2 software with the help of VHDL language, and the design is targeted on Virtex-5 FPGA. The hardware parameters and timing values are estimated to support the functionality of the design.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
