Abstract
Imperfections in manufacturing processes can be modelled as unwanted connections (defects, or faults) that are added to the nominal, golden, fault-free design of an electronic circuit to study their impact. Testing in a structured way using fault simulation techniques to obtain information on the impact of faults and guaranteeing defect coverage and test quality is not a common practice during the design of analog or mixed signal ICs. Fault simulation involves defect extraction and injection of defects into the netlist of the analog or mixed signal circuit and performing analogue simulation (DC, AC, or Transient) of the tests. The major drawback is the long CPU time associated with the many analogue simulations. For example, if simulation of the test suite takes one hour, it may take several years to perform all simulations for more than 10,000 defects (when not exploiting parallelism).
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
