Abstract
The Finite Element Machine (FEM) is an experimental parallel computer consisting of an array of 36 asynchronous microcomputers. One method of interprocessor communication on FEM is a bi-directional parallel bus which uses a dynamic arbitration scheme to increase bus bandwidth. Testing of this bus revealed an in transfer rates for individual processors. The imbalance was traced to a defect in arbiter design, and two criteria were identified which must be met to ensure fair dynamic arbitration. These involve (1) priority sequencing, and (2) the efficiency of the arbiter.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
