Abstract
In this work, the failure behavior of a commercial chip size packaging (CSP) with flip chip solder joint was investigated under the coupling condition of thermal cycling and electrical current. The damage behavior of solder joint was real-time monitored through the electrical resistance response. The microstructure evolution under the coupling condition were observed. The failure was classified as three modes, i.e., the cracking within solder on the PCB side (mode I), the cracking along the solder/IMC interface (mode II) and the detachment between the solder and chip due to the complete dissolving of Cu UBM layer (mode III). At low current density the mode I accounted for a large percentage while the mode II and mode III accounted for a large percentage at high current density. Based on the Weibull distribution of failure life, it was found that the mean time to failure sharply decreased with the increasing current density. A lifetime prediction model was constructed for the reliability test under coupling condition of thermal cycling and electrical current.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: Journal of Materials Science: Materials in Electronics
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
