Abstract
This paper describes the successive fabrication steps on 8″ wafers of a silicon Single Electron Transistor (SET) using hybrid (e-beam/DUV) lithography. This process is compatible with Silicon On Insulator MOSFET technology, and opens a way to fabrication with industrial tools of SET devices potentially operating at room temperature.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Published version (
Free)
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
