Abstract
This paper discusses the fabrication of Si-PDMS low voltage capillary electrophoresis chip (CE chip). Arrayed-electrode which is used to apply low separation voltage is fabricated along the sidewalls of the separation channel on the silicon based bottom part. Isolation trenches, which are placed surrounding the arrayed-electrode, insure the insulation between the arrayed-electrode, as well as arrayed-electrode and liquid in the micro channel. Polydimethylsilicone (PDMS) is used as the cover. PDMS and silicon based bottom part are reversible sealed to attain Si-PDMS low voltage CE chip. Experiments have been done to obtain optimum electrophoresis separation condition: separation voltage is 45V, switch time is 2s and the Phe and Lys electrophoresis separation is successful.
Highlights
Lab on a Chip, or called Miniaturized Total Analysis System (μ-TAS [1]), which has features of miniature, fast, high performance and throughput, has become a hot research topic in analytical chemistry
This paper discusses the fabrication of Si-PDMS low voltage capillary electrophoresis chip (CE chip)
Low Voltage CE Chip Electrophoresis Separation Phe and Lys electrophoresis separation experiments are done in the optimal condition: separation voltage: 45V (300V/cm); switch time: 2s
Summary
Lab on a Chip, or called Miniaturized Total Analysis System (μ-TAS [1]), which has features of miniature, fast, high performance and throughput, has become a hot research topic in analytical chemistry. Capillary Electrophoresis Chip (CE chip) is a highly integrated miniature separation and analysis device within the development of biotechnology and MEMS (Micro-Electro-Mechanic Systems) technology. With the development of CE chip and widely applications, many fields such as disease diagnosis, environmentent monitoring, new drug development, food safety inspection will be changed thoroughly. Nowadays, it has already become one of the most important study subjects in chemistry, life science, MEMS, physics, micro-electronics and etc [3,4]. Using arrayed-electrode to apply low separation voltage section by section can obtain the demanded high separation electric field. The low voltage CE chip is obtained by reversible sealing the silicon based bottom part and the PDMS cover
Sign-in/Register to view highlights & summary Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
