Abstract
SummaryThe ongoing many‐core design aims at core counts where cache coherence becomes a serious challenge. Therefore, this paper discusses how one‐sided communication and the required process synchronization can be realized on a non‐cache‐coherent many‐core CPU. The Intel Single‐chip Cloud Computer serves as an exemplary hardware architecture. The presented approach is based on software‐managed cache coherence for MPI one‐sided communication. The prototype implementation delivers a PUT performance of up to 5 times faster than the default message‐based approach and reveals a reduction of the communication costs for the NAS Parallel Benchmarks 3‐D fast Fourier Transform by a factor of 5. Further, the paper derives conclusions for future non‐cache‐coherent architectures.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: Concurrency and Computation: Practice and Experience
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
