Abstract
In recent years, many SDR base band processors have been proposed to meet the high performance and programmability requirement for emerging wireless communications. To be able to support hundreds of Mbps or even Gbps wireless communications, such SDR base band processors often have massive parallel computation capability. This promising processing capability may also be exploited for other types of signal processing tasks. Our work explores the feasibility of performing challenging media processing on SDR base band processors. In this paper, we will show exploratory experiments for supporting full HD H.264/AVC media decoding on a recent version of ADRES based SDR base band processor. Two computational dominant tasks, motion compensation and deblocking filter, have been selected to experiment on the processor. These two blocks account about 80% of the total execution time. Since the processor is designed to be wireless domain specific, algorithm and architecture co-optimizations are crucial to make the goal feasible. Results show that, with limited architecture extension, the ADRES based base band processor achieves very competitive performance and efficiency even when compared with several architectures that are specifically optimized for the media decoding.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
