Abstract
Convolutional Neural Networks (CNNs) have been widely used in various image recognition applications due to their high precision and high versatility. In order to improve real-time performance, many efficient CNNs with low computational complexity have been proposed. However, compared with the reduction in the amount of calculation, the demand for memory access has not decreased simultaneously. How to balance the utilization of various resources has become a challenge. This brief deeply deconstructs the CNN network and analyzes the relationship among computational resources, on-chip memory, off-chip bandwidth, and throughput. With a given bandwidth, we propose a cross-layer scheduling to minimize the on-chip memory occupancy, which can still fully utilize the computational resources. We implement a flexible FPGA-based hardware accelerator that can deploy the proposed design. According to the experiments on the MobileNetV2, our design reduces the on-chip memory usage by 91.7% and achieves state-of-the-art performance.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Circuits and Systems II: Express Briefs
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
