Abstract

In this paper, we share our practical experience gained during the development of CMOS-MEMS (Complementary Metal-Oxide Semiconductor Micro Electro Mechanical Systems) devices in IHP SG25 technology. The experimental prototyping process is illustrated with examples of three CMOS-MEMS chips and starts from rough process exploration and characterization, followed by the definition of the useful MEMS design space to finally reach CMOS-MEMS devices with inertial mass up to 4.3 g and resonance frequency down to 4.35 kHz. Furthermore, the presented design techniques help to avoid several structural and reliability issues such as layer delamination, device stiction, passivation fracture or device cracking due to stress.

Highlights

  • In the last decades, MicroElectroMechanical Systems (MEMS) have demonstrated a steady trend of miniaturization as well as cost and power consumption reduction, while maintaining or improving performance

  • Accelerometers and gyroscopes are either multi-chip modules or at least a separate MEMS process is applied to the same wafer to deploy the mechanical device next to the electronics or on top of a CMOS micromachining, where standard CMOS back-end of line (BEOL) layers are used as MEMS structural and sacrificial materials, has been a promising approach for many years

  • More recently with the advent of Analog/ Radio-Frequency (RF)-oriented microelectronic technologies, significant effort has been made to develop RF-MEMS devices such as switches [3] or resonators [4] by using simple isotropic etching of inter-metal dielectric (IMD) of the CMOS BEOL [5,6]

Read more

Summary

Introduction

MicroElectroMechanical Systems (MEMS) have demonstrated a steady trend of miniaturization as well as cost and power consumption reduction, while maintaining or improving performance. More recently with the advent of Analog/ Radio-Frequency (RF)-oriented microelectronic technologies, significant effort has been made to develop RF-MEMS devices such as switches [3] or resonators [4] by using simple isotropic etching of inter-metal dielectric (IMD) of the CMOS BEOL [5,6]. This method offers possibly a very cost-effective solution as only simple post-processing is needed.

IHP SG25 Process
MEMS Post-Processing
Methodology and an Overview of the Prototype Chips
Accused—Reconnaissance by Fire
Bailed—Focus and Proof of Concept
Silicon Oxide Etching Rate
Etching Isotropy
Etching Selectivity against Other CMOS Materials
Pad Etching
Si3N4 Passivation Etching
Multi-Metal Stacking
Residual Stress
Qualitative Stress Analysis
Single- and Multi-Metal Plates Curvature Comparison
Design-Space Limitations Due to Residual Stress
Anti-Stiction Measures
Dimples
Selected Examples of Successfully Released Devices
Z-Axis Devices
Lateral Devices
Performance Comparison
Conclusions

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.