Abstract
Autonomous decentralized UPS system based on FPGA based hardware controller is proposed. Progress of FPGA technology makes it possible to include the software macro CPU core into the FPGA chip, a high flexibility can be realized for the construction of the control processor in power electronics application. In the proposed method, all the control system is implemented in one FPGA chip. Complicated calculations are assigned to hardware calculation logic, and the parallel processing circuit makes it possible to realize minimizing the calculation time. Also Nios II CPU core is implemented in the same FPGA chip, and the software development can be applied for non-time critical calculations. Applying quasi dq transformation, instantaneous power detection is realized and the response for the rapid load change was verified by the simulations and experiments. Also three parallel connected UPS system was constructed and load sharing characteristics were verified through experiments.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
