Abstract
The effects of cache memories on the performance of interconnect controllers (ICs) are analyzed using trace-driven simulation. Simulation results show that the controllers which interconnect hosts to LANs have a higher hit ratio than those that interconnect network devices to LANs. The impact of cache sizes, set associativity, and line sizes on cache performance is also investigated. A significant observation is that, although increasing the sizes can result in a higher hit ratio, it can also considerably increase traffic to main memory, thereby degrading overall system performance. A method of determining an optimal line size that produces the best overall system performance is therefore needed. A simple analytical model for determining the optimal line size as a function of cache size is presented. >
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
