Abstract

Conductance DLTS measurements performed on 4H-SiC MESFETs shows hole-like traps peaks. These levels are associated with surface states. The conductance measurements are interpreted using a model previously developed for GaAs MESFETs which involves the presence of an interface conducting layer between the channel and the passivating layer (SiC/SiO/sub 2/ in our case).

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call