7-days of FREE Audio papers, translation & more with Prime
7-days of FREE Prime access
7-days of FREE Audio papers, translation & more with Prime
7-days of FREE Prime access
https://doi.org/10.1109/hpc.1997.592186
Copy DOIPublication Date: Apr 28, 1997 |
Citations: 6 |
The performance and efficiency of event driven simulations, such as VHDL and Verilog simulation, depend on the number of events that occur during the simulation. We classify events into two categories, sensitive events and insensitive events, according to the necessity of simulations, and also show a classification algorithm for both combinational logic circuits, and synchronous logic circuits and implement the optimization methodology that eliminates unnecessary simulations caused by the insensitive events. Five experiments show that optimized VHDL programs run about two times faster than the original ones.
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.