Abstract
SMT decoupling capacitor location in DC power bus design is a critical design choice. Experimental evaluation of SMT decoupling design is presented in this work for a functioning high-speed PCB transmitting 1.0625 Gb/s serial data. SMT decoupling capacitors were removed in several steps while the swept-frequency |S/sub 21/| and power bus noise were monitored. It was found that the SMT decoupling capacitors located in proximity to the test ports decreased |S/sub 21/| and power bus noise at high frequencies, even far above their series resonant frequency. The hardware measurements demonstrate that local decoupling can be beneficial for high-frequency noise mitigation.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
