Abstract
Analytical evaluation of capacitances of interconnections in VLSI circuits is based on empirical equations formulated for basic typical structures combined to model more complex geometric configurations. In this paper this procedure of addition of subregions contribution to the total capacitance is verified for lines crossing in several metallization levels. As a result of simulation experiments simplified but more accurate procedure of evaluation of this capacitance was proposed.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
