Abstract
We measure neutron-induced SET (Single Event Transient) pulse width distributions from inverter chains with four drive strengths in a 65-nm CMOS process. The SET rates on 16x inverters are 17% and 38% of those on 1x in the twin-and triple-well structures respectively. Our measured results are in line with circuit simulation results that account for bipolar amplification. For higher SET mitigation, clock buffers could be placed adjacent to tap cells to reduce the number of SET pulses caused by the parasitic bipolar effect.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
