Abstract
Chip-to-chip optical and electrical interconnects have been compared to evaluate signal latencies and a novel compensation block for signal latencies is proposed in this paper using a master slave (MS) flip-flop and a delay circuit. The MS flip-flop is designed by using a new high speed latch topology that provides satisfactory performance up to 10 GHz in a commercial 0.18-mum CMOS technology.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Paper version not known
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
