Abstract
Power dissipation and reliability are important issues in the design of high performance digital VLSI circuits. Power dissipation and reliability are strongly related to switching activity in the circuit. An estimate of maximum switching activity is necessary for the design of reliable circuits. The problem of estimating maximum switching activity even under a zero gate delay model is intractable. In this paper, we present an algorithm to obtain an upper bound on the maximum transition count over all possible input vectors under a zero gate delay model.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
