Abstract

Error detection and correction, in particular in high-data-rate and high-reliability wireless network applications, has received significant concentration. Error detection and correction are techniques that enable secure transmission of digital data through unreliable communications networks in the information and coding theory. The use of error detection and correction techniques leads to an increase in the performance of the network by reducing the end-to-end delay, reducing the bit error rate, and thus increasing the throughput. Since OSI and TCP/IP models have no bits corrections operation, and the only error detection operation is performed in the data link layer and the transport layer using Cyclic Redundancy Check (CRC). We suggest adding a sub-layer between the physical layer and the data link layer responsible for detecting and correcting errors in this paper. The hardware design of the proposed sub-layer using the Hamming code is implemented using Arduino. As a result, without having to demand retransmission from the sender, we will have a network device that can detect and correct a bit of error in the frames.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.