Abstract
Most computing platforms such as embedded systems to server blades comprise of multiple Systems-on-Chips (SoCs). Traditionally, these multichip platforms are interconnected using metal traces over a substrate such as a Printed Circuit Board (PCB). Communications in multichip platforms involves data transfer between internal nets and the peripheral I/O ports of the chips as well as across the PCB traces. This multi-hop communication leads to higher energy consumption, decrease in data bandwidth and increase in message latency. Novel devices based on graphene structures capable of establishing wireless links are explored in recent literature to provide high performance on-chip interconnections. In this work, we propose to extend Graphene-based wireless links to enable energy-efficient, phase-based chip-to-chip communication to create a seamless, wireless interconnection fabric for multichip systems. With cycle-accurate simulations we show that such a design with torus like folding based on THz links instead of global wires can outperform state-of-the-art wireline multichip systems.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.