Abstract
In this work, we provide a theoretical study on the energy dissipation in spin wave (magnonic) logic circuits. The circuits combine bi-stable multiferroic elements and ferromagnetic strips - spin wave buses. Power consumption is mainly defined by the efficiency of the multiferroic elements and the internal losses in the spin wave buses. Based on the available experimental data, we present the estimates on the energy per logic operation and project power dissipation in nanometer-scale magnonic circuits. According to the estimates, scaled magnonic logic circuits may consume as low as 10aJ per operation. We also present the estimates on the potential functional throughput enhancement and compare it with scaled CMOS.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
