Abstract
The fabrication process and emission characteristics of silicon field emitter arrays (FEAs) for flat panel display are described. FEAs have been fabricated by a novel method which consists of two-step tip etch and spin-on-glass (SOG) etch-back processes using double layered thermal/tetraethylorthosilicate (TEOS) oxides as a gate dielectric. A small gate aperture with low gate leakage current could be fabricated with the process. The anode emission current measured from the 1024 tips array was about 300 /spl mu/A (292 nA/tip) at a gate voltage of 70 V and the turn-on voltage was 49 V.
Published Version
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.