Abstract
Heterogeneous chiplet integration has become a crucial performance enabler in the microelectronics industry by providing the flexibility of die disaggregation, and the ability to mix/match different IP blocks optimized on different Si nodes in a single package. It shows great potential in supercomputing, autonomous driving, artificial intelligence, and machine learning applications. With rising demand in high performance computing, the key focus in heterogeneous integration (HI) scaling has been to push interconnect density with increased bandwidth and improved power efficiency. In this paper, we provide an overview of embedded multi-interconnect bridge packaging technology scaling and discuss key considerations for advanced substrate packaging technologies to enable further HI applications.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
