Abstract
A junction field effect transistor (JFET) is studies as an alternative device for performing complementary logic currently limited to MOS. Complementary logic with cJFET bult using 60 nm lithography was reported recently. This summarises the simulation results of scaled n-channel JFET with a gate length of 6 nm. The JFET was operated in double gate mode. Results of this simulation study reveal that it is possible to scale JFET gate length to 6 nm operating at 0.5 V and achieve an ion/loff ratio greater than 5000. Threshold voltage can be varied by varying the channel profile. In Essence, JFET needs to be considered as a viable candidate for future scaling.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
