Abstract

Random Telegraph Noise (RTN) has been studied in ultrathin SOI MOSFET by introducing a new protocol which aims to identify unequivocally the single-trap RTN signals in optimum bias conditions for its electrical characterization. The methodology combines a modified Weighted Time Lag Plot algorithm assisted with 1/ƒ spectral scanning by gate bias. The procedure has been applied to study the influence of the back-gate bias on the RTN characteristics of the SOI devices with coupled front and back interfaces, revealing unusual characteristics compatible with the trap escaping to the gate metal contact.

Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call