Abstract

A development of the VeSTIC technology is reported. The manufacturing of the test structures with different types of transistors is described. The electrical 1-V characteristics of the MOS and junction field effect transistors and of the bipolar junction transistors produced in VeSTIC technology were measured. Basic parameters of the test devices were extracted using the simple device compact models. The technology was assessed taking into consideration the process variability issues.

Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call