Abstract
In this paper, a software floating-point emulation library for fixed-point SIMD processors is proposed. The single instruction multiple data (SIMD) mechanism of those processors is exploited in this work to efficiently emulate fast software floating-point operations. The key feature of this approach is the independent processing of the significand and the exponent, stored in different sized subwords of one SIMD word. Additional processing performance is obtained by computing multiple floating-point operations in parallel using one SIMD instruction. Compared to related work, no additional hardware overhead is required to speed up the software emulation of floating-point arithmetic. An evaluation of fixed-and floating-point signal processing algorithms, implemented on a fixed-point VLIW-SIMD processor, shows the differences in performance, precision, and code size.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
