Abstract
The stability of thin-film transistors (TFTs) fabricated from undoped low-pressure chemical vapor deposited polycrystalline silicon under stress conditions (dc voltage and temperature) is investigated. It is demonstrated that the Si-SiO2 interface morphology is critical for the TFT device performance. Device degradation and threshold voltage instabilities are mainly attributed to the roughened Si-SiO2 interface.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
