Abstract

We report the effects of lanthanum-rich layer thickness and forming gas anneal (FGA) conditions on mobility and threshold voltage ( ${V} _{{\text {T}}}$ ) instability of high-mobility 4H-SiC MOSFETs using lanthanum silicate (LaSiO x ) interface engineering. MOSFETs with LaSiO x after high-temperature FGA show significantly improved ${V} _{\text {T}}$ reliability under positive gate bias. It is found that both the thickness of the initial lanthanum-rich layer and the FGA temperature profoundly influence MOSFET mobility and ${V} _{\text {T}}$ instability under positive bias. There is a tradeoff between mobility and ${V} _{\text {T}}$ shift under positive bias.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.