Abstract
In this paper a novel Silicon based three dimensional (3D) double-gate Junctionless Nanowire Transistor (JNT) of 20nm gate length is proposed. The device characteristics such as gate characteristics and drain characteristics are studied with the help of Sentaurus TCAD by using different gate materials such as Al, Ti, n+ Polysilicon, Au and using different ultra thin gate dielectrics such as SiO2, Si3N4 and HfO2. The effect of various work functions and dielectrics on the threshold voltage of the JNT is also analysed. From the TCAD simulation results it is observed that high-K material (HfO2) as gate dielectric shows better drain characteristics with respect to others. The JNT with Al as gate material gives better current characteristics with respect to others. It is also analysed that under flat-band condition the driving of drain current does not directly depend on the gate-oxide capacitance but depends upon the channel doping concentrations. Thus by choosing the proper gate material and gate dielectric combinations, the desired device characteristics could be obtained for JNT.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
