Abstract
Processor performs operations on operands faster than the access time of large capacity main memory causing bottleneck in a multiprocessing systems. A possible design alternative for improving the performance of a multiprocessor system is to insert a private cache between each processor and the shared memory.Caches in multiprocessing environment introduce the cache coherence problem. Different cache coherence protocols are developed to solve this problem by maintaining a uniform state for each cache block of data.The purpose of this paper is to investigate the influence of number of processor on the cache hit rate for the Snoopy Cache Coherence Protocols (MESI and Dragon) in Symmetric Multiprocessor environment.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: Journal of Discrete Mathematical Sciences and Cryptography
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
