Abstract

Wide tunneling barrier is always a hurdle to achieve acceptable electrical behavior for charge plasma TFET. Poor tunneling rate of charge carriers results in the degraded switching speed of the charge plasma TFET for low-power analog applications. In this concern, deposition of a thin metallic strip within the dielectric at channel/source junction enhances the DC characteristics like threshold voltage, subthreshold swing, and ON current of the device. Simultaneously, double metallic drain technique employed at drain side reduces ambipolar (negative conduction) nature of device. This article consists of a comparative analysis of conventional charge plasma TFET with modified structure. Inverter implementation of conventional and modified structures is also performed for the adaptability of devices for low-power IoT applications.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.