Abstract
In this work, the effect of interconnection delay on the performance of CMOS circuits operated at liquid nitrogen temperature is examined. The interconnect is modeled as a distributed RLC line driven by an optimal configuration of cascaded inverters. Using measured aluminum thin film resistivities, the delay time is predicted as a function of interconnect length at both 300 K and 77 K for typical 0.8 7micro;m CMOS technologies. It is shown that the driver resistance, rather than the interconnect resistance itself, limits performance and the improvement in delay time achieved through low temperature operation is close to a factor of two irrespective of interconnect length.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.