Effect of hot-carrier-induced interface states distribution on linear drain current degradation in 0.35μm n-type lateral diffused metal-oxide-semiconductor transistors

Abstract

The mechanisms of hot-carrier-induced linear drain current (Idlin) degradation in a 0.35μm n-type lateral diffused metal-oxide-semiconductor transistor, operating at a nominal voltage of 12V, is investigated. Results and analysis show that the location of hot-carrier-induced interface states varies with stress gate voltage. Stress-induced interface states located in accumulation region under polygate have little effect on Idlin degradation. As a result, interface states located in drain-side spacer region dominate Idlin degradation when interface states located in channel region are negligible.