Abstract
This paper presents a detailed study on the impact of the floating body in a partially depleted (PD) SOI MOSFET on a multi-level voltage-switch current-steering type circuit using the dynamic CVSL XOR circuit as an example. It is shown that because of the cascading, differential input configuration, symmetry, and crisscross drain connections in the circuit topology, both normal-mode and inversemode parasitic bipolar effect (with parasitic bipolar current flowing from the source to the drain) will be present in every cycle when the clock changes from the precharge phase to the evaluation phase. The resulting impact on the circuit operation, stability and functionality is studied. The normal-mode parasitic bipolar effect is shown to lead potentially to an erroneous logic state. The history dependency (hysteresis) and pattern dependency of the parasitic bipolar effect are discussed.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
