Abstract

The channel IC described here achieves data rates of 380 Mb/s at performance levels that improve in various directions upon the state of the art. It accomplishes these feats in a mature 1 /spl mu/m CBiCMOS technology at a readmode power consumption of only 800 mW. The paper discusses some of the underlying architectural concepts.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.