Abstract
Gate delay is one of the biggest limiting factors for large-screen-size, high-resolution thin-film transistor liquid crystal display (TFT/LCD) design. To solve this problem, we have developed a new driving method which can achieve high image quality and reliability and reduce the power consumption with conventional processes, even if gate-line resistance and load capacitance are increased. The new method uses gate-pulse waveforms that separate the functions of feedthrough compensation, with pulse edge timing that greatly reduces errors due to gate delay.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
