Abstract
Divide-by-16/17 dual modulus prescaler design with enhanced speed in a 180nm CMOS technology
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Published version (
Free)
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: International Journal of Computer Aided Engineering and Technology
Paper Title
Journal
Date
