Abstract
In some computer network architectures a process communicates with another process across the network by establishing a virtual circuit. Consider a virtual circuit from node S to node D connected by multiple links. The delay suffered by the packets of the virtual circuit has three components: waiting time or queueing delay, service time or transmission delay, and resequencing delay. The sum of these is called the total delay. The author presents the distribution of the total delay for three different queuing models of node S: G/M/m model, G/M/ infinity model, and M/H/sub K// infinity model. >
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
