Abstract
The linearity of data converters fabricated in modern CMOS processes is typically limited by device mismatch. The dispersion in device placement primarily determines the extent of matching and hence, the chip yield. Till date, there exists no straightforward approach to precisely quantify dispersion over an array of identically laid out devices. The current research formulates new measures to quantify dispersion in device placement. The incorporation of such measures in traditional CAD optimization results in similar or even better correlation coefficients, but with a lighter computational footprint. This facilitates for faster optimization of large device placements without the need for high end processors.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
