Abstract
Physical unclonable functions (PUFs) have become commercially available for anti-counterfeiting and authentication applications. PUF circuits are built on ASICs but can be implemented on FPGAs. For many electronic products, FPGAs are used in order to shorten development periods and reduce costs. Therefore, implementing PUFs on FPGAs can improve security in nearly all electronic products. However, when implementing PUFs on FPGAs, it is difficult to uniformly arrange logic cells (or logic elements) and maintain uniform wire lengths, which decreases the overall performance of PUFs. In this study, we focused on a ring oscillator PUF (ROPUF) implemented on an FPGA and improved the uniqueness to nearly the ideal value (50%) by using a novel response selection method. Moreover, it is possible to improve the number of challenge response pairs (CRPs) compared to conventional ROPUFs by giving response signals directly to the RO part (DC-ROPUF). As they can be realized by automatic placement and routing without any restriction, high-performance PUFs can be easily implemented on FPGAs.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
