Abstract

A high voltage charge pump design is being presented in this paper. The design is based on Dickson charge pump, constructed with diodes by using AMS 0.35μm technology. The innovation is made in Dickson charge pump i.e. charge control PMOS transistor is used in each stage of charge pump. PMOS transistor is used in series with charging capacitor which reduces the power consumption during the clock transition by controlling the time constant of each stage. The resistance between drain to source of PMOS transistor increases the time constant during the charging of the capacitor placed in each stage of charge pump. The output voltage of about 5.693V is achieved by the six stages of Dickson charge pump at no-load which reduces to 5.537V with the six stages of proposed charge pump but the power during the input clock transition is reduced from 340.5μw (consumed by Dickson charge pump) to 28.85 μW (consumed by the proposed modified charge pump). Some other results are also discussed in this paper, which are achieved on different load resistances.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call