Abstract
This paper reports a simple non-wire bond interconnect technique, termed Dimple-Array Interconnect (DAI) technique for packaging power devices. Solder bumps and dimpled metal sheets that are capable of carrying large currents are utilized for interconnecting power chips. Preliminary experimental and analytical results demonstrated potential advantages of this technique such as reduced dc resistance and parasitic noises, improved heat dissipation and thermo-mechanical reliability, and lowered processing complexity. This technique also offers a potential approach for packaging power electronics modules.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
