Abstract

This paper present a multi-channel, high resolution, fast lock phase locked loop (PLL) for surveillance radar applications. Phase detector based PLLs are simple to design, suffer no systematic phase error, and can run at the highest speed. Reducing loop gain can proportionally improve jitter performance, but also reduces locking time and pull-in range. The proposed system is based on digital process and control the error signal to the voltage controlled oscillator (VCO) adaptively to control its gain in order to achieve fast lock times while improving in lock jitter performance. Under certain circumstances the design also improves the frequency agility capability of the radar system. The results show a fast lock, high resolution PLL with transient time less than 10 µsec which is suitable to radar applications.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call