Digital Device Error Rate Trends in Advanced CMOS Technologies

Abstract

In this paper, data are presented from test chips in four technology nodes. With this data, the trends in single event effects as feature sizes shrink are studied. Some of the trends discussed include upset thresholds, shrinking cross sections, multiple bit upsets, and per bit error rate trends. Also included in this paper is some of the first ever heavy ion data from a 65 nm CMOS technology. With data from the 250 nm, 180 nm, 90 nm, and 65 nm technology nodes, the past, present, and future of what the radiation effects community has dealt with and will be dealing with when it comes to single event effects is presented