Abstract
A DPSK demodulator which uses a digital delay line is presented. By digitising the demodulation process, the hardware design for the receiver is simplified. This also gives a greater flexibility to demodulate different carrier frequencies and data bit rates with the same receiver. The performance of the digital demodulator is compared with the theoretical values, for a range of error rates.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
