Abstract
This paper presents a method to digitally correct for static, analog circuit imperfections in a two-stage, 6th order, cascaded sigma–delta modulator. By adding a digital correction term to the output of the digital noise cancellation filter, the first stage parasitic quantization noise due to finite amplifier gain and C-ratio mismatches can be completely removed. This enables operation without significant degradation for amplifier gains as low as 400 at OSRs ranging from 16 to 24. Measurements have been conducted with a prototype circuit to verify the proposed error correction technique. The experimental results are in good agreement with the theoretical expressions and simulations.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
