Abstract
ABSTRACTThe dielectric breakdown behavior of poly-Si gate CMOSFETs with HfAlOx/SiON gate dielectric fabricated using mass production worthy 300 mm process was investigated. If SiO2 is used as an interfacial layer (IL), the IL reduction and the intermixing between the HfAlOx layer and the IL occurred, which causes extrinsic breakdown. By using the SiON of [N]=18% as an IL and setting the maximum temperature after the HfAlOx deposition to be 1000°C, the interfacial reaction was suppressed and the extrinsic breakdown component was eliminated. In the case of the n-capacitor accumulation, an abrupt increase of gate leakage was observed, which is believed to correspond to the IL breakdown. The mean time to failure (MTTF for 0.1cm2 at 125°C) is long enough. On the other hand, gate current initially decreases and then starts to increase in the case of p-capacitor accumulation. If we define the time to breakdown at the onset of current increase, the MTTF would be only 3.7 years if it obeys the V-plot (MTTF predicted by 1/V-plot was 1.6×107 years).
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
